Hardware implementation of a parallel noise clearing algorithm

نویسندگان

چکیده

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Hardware Implementation of a Parallel Noise Clearing Algorithm

Dedicated hardware can be used to release the CPU of an image processing system, of routine image pro-processing tasks, thereby speeding up the operational speed of the system. This paper describes the hardware implementation of a one-pass fill, shrink and expand algorithm to clear random noise from an image. The three operations, comprising the algorithm, operate in parallel on a raster-scan i...

متن کامل

Hirschberg's Algorithm on a GCA and Its Parallel Hardware Implementation

We present in detail a GCA (Global Cellular Automaton) algorithm with 3n cells for Hirschberg’s algorithm which determines the connected components of a n-node undirected graph with time complexity O(n log n). This algorithm is implemented fully parallel in hardware (FPGA logic). The complexity of the logic and the performance is evaluated and compared to a former implementation using n(n+1) ce...

متن کامل

Hardware Implementation of Parallel Algorithm for Setting Up Benes Networks

Both Benes and Clos networks are rearrangeably non-blocking multi-stage interconnection networks. Benes network is a special case of Clos network which has inputs and outputs. The Benes network is constructed with switching nodes recursively. Due to their non-blocking property and relative smaller number of crosspoints, Benes/Clos networks have received much attention in both academia and indus...

متن کامل

Decrease in Hardware Consumption and Quantization Noise of Digital Delta-Sigma Modulators and Implementation by VHDL

A new structure is presented for digital delta-sigma modulator (DDSM). Novel architecture decreases hardware consumption, output quantization noise and spurs in Comparison to previous architectures. In order to reduce the delay, power consumption and increase maximum working frequency, the pipelining technique and the carry skip adder are used. Simulation proposed architecture shows that the qu...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

ژورنال

عنوان ژورنال: Microprocessing and Microprogramming

سال: 1989

ISSN: 0165-6074

DOI: 10.1016/0165-6074(89)90263-9